summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--CHANGELOG.txt3
-rw-r--r--rttest.cc2
-rw-r--r--zp/GNUmakefile2
3 files changed, 6 insertions, 1 deletions
diff --git a/CHANGELOG.txt b/CHANGELOG.txt
index e4c5386..a000471 100644
--- a/CHANGELOG.txt
+++ b/CHANGELOG.txt
@@ -68,6 +68,9 @@
* Fix order of parameters in memcpy on ARM;
* Add more assembly comments;
+* Update run-time test start message;
+* Assemble missing objects;
+
# 0.0.2
* Migrate to CMake;
diff --git a/rttest.cc b/rttest.cc
index 953e070..a1bff4f 100644
--- a/rttest.cc
+++ b/rttest.cc
@@ -43,7 +43,7 @@ int main() {
::std::cout << "\x1B[38;5;77mequal\x1B[0m\n";
};
- ::std::cout << "zp test " << ::zp::ver << "." << ::zp::extver << "\n";
+ ::std::cout << "zp " << ::zp::ver << "." << ::zp::extver << ", run-time test\n";
try {
[&] {
diff --git a/zp/GNUmakefile b/zp/GNUmakefile
index a5efeb8..be993d2 100644
--- a/zp/GNUmakefile
+++ b/zp/GNUmakefile
@@ -75,10 +75,12 @@ OBJ_MEM_MEMFIL := source/amd64/mem/memfil.o
else ifeq "$(targ)" "arm"
OBJ_BS_SYSCL := source/arm/bs/syscl.o
+OBJ_MEM_SYSCL := source/arm/mem/memcpy.o
else ifeq "$(targ)" "arm64"
OBJ_BS_SYSCL := source/arm64/bs/syscl.o
+OBJ_MEM_SYSCL := source/arm64/mem/memcpy.o
else ifeq "$(targ)" "ia32"