summaryrefslogtreecommitdiff
path: root/src/arm32/register
diff options
context:
space:
mode:
Diffstat (limited to 'src/arm32/register')
-rw-r--r--src/arm32/register/mod.rs68
1 files changed, 68 insertions, 0 deletions
diff --git a/src/arm32/register/mod.rs b/src/arm32/register/mod.rs
new file mode 100644
index 0000000..bd8ba0d
--- /dev/null
+++ b/src/arm32/register/mod.rs
@@ -0,0 +1,68 @@
+// Copyright 2021-2024 Gabriel Bjørnager Jensen.
+//
+// This file is part of Pollex.
+//
+// Pollex is free software: you can redistribute it
+// and/or modify it under the terms of the GNU Af-
+// fero General Public License as published by the
+// Free Software Foundation, either version 3 of
+// the License, or (at your option) any later ver-
+// sion.
+//
+// Pollex is distributed in the hope that it will
+// be useful, but WITHOUT ANY WARRANTY; without
+// even the implied warranty of MERCHANTABILITY or
+// FITNESS FOR A PARTICULAR PURPOSE. See the GNU
+// Affero General Public License for more details.
+//
+// You should have received a copy of the GNU Af-
+// fero General Public License along with Pollex.
+// If not, see <https://www.gnu.org/licenses/>.
+
+use core::fmt::Display;
+
+#[derive(Clone, Copy, Debug, Eq, Ord, PartialEq, PartialOrd)]
+#[repr(u8)]
+pub enum Register {
+ R0 = 0b0000,
+ R1 = 0b0001,
+ R2 = 0b0010,
+ R3 = 0b0011,
+ R4 = 0b0100,
+ R5 = 0b0101,
+ R6 = 0b0110,
+ R7 = 0b0111,
+ R8 = 0b1000,
+ Sb = 0b1001, // R9
+ Sl = 0b1010, // R10
+ R11 = 0b1011,
+ Ip = 0b1100, // R12
+ Sp = 0b1101, // R13
+ Lr = 0b1110, // R14
+ Pc = 0b1111, // R15
+}
+
+impl Display for Register {
+ fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
+ use Register::*;
+
+ match *self {
+ R0 => write!(f, "r0"),
+ R1 => write!(f, "r1"),
+ R2 => write!(f, "r2"),
+ R3 => write!(f, "r3"),
+ R4 => write!(f, "r4"),
+ R5 => write!(f, "r5"),
+ R6 => write!(f, "r6"),
+ R7 => write!(f, "r7"),
+ R8 => write!(f, "r8"),
+ Sb => write!(f, "sb"),
+ Sl => write!(f, "sl"),
+ R11 => write!(f, "r11"),
+ Ip => write!(f, "ip"),
+ Sp => write!(f, "sp"),
+ Lr => write!(f, "lr"),
+ Pc => write!(f, "pc"),
+ }
+ }
+}