1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
|
// Copyright 2024 Gabriel Bjørnager Jensen.
//
// This file is part of Pollex.
//
// Pollex is free software: you can redistribute it
// and/or modify it under the terms of the GNU Af-
// fero General Public License as published by the
// Free Software Foundation, either version 3 of
// the License, or (at your option) any later ver-
// sion.
//
// Pollex is distributed in the hope that it will
// be useful, but WITHOUT ANY WARRANTY; without
// even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU
// Affero General Public License for more details.
//
// You should have received a copy of the GNU Af-
// fero General Public License along with Pollex.
// If not, see <https://www.gnu.org/licenses/>.
use crate::arm32::{
Flag,
Instruction,
InstructionCodec,
Predicate,
Register,
Shifter,
};
use alloc::vec::Vec;
#[test]
fn test_arm32_encoder() {
let tree = [
Instruction::BranchLink {
predicate: Predicate::HigherOrSame,
immediate: 0x1F,
},
Instruction::Breakpoint {
immediate: 0x45,
},
Instruction::SoftwareInterrupt {
predicate: Predicate::Always,
immediate: 0x54,
},
Instruction::Move {
predicate: Predicate::Plus,
destination: Register::Pc,
source: Shifter::ArithmeticShiftRightImmediate { source: Register::R3, shift: 0x20 },
s: Flag::On,
},
];
let mut codec = InstructionCodec::new_at(0x08000000);
let mut opcodes = Vec::new();
for instruction in tree { opcodes.push(codec.encode_arm(instruction).unwrap()) }
assert_eq!(
opcodes,
[
0b00101010_00000000_00000000_00000000,
0b11100001_00100000_00000100_01110101,
0b11101111_00000000_00000000_01010100,
0b01010001_10110000_11110000_01000011,
],
)
}
|