bjoernager/rust
bjoernager/rust
1
Fork 0
Code Activity

Fix handling of reserved registers for ARM inline asm

Browse source
This commit is contained in:
Amanieu d'Antras 2020-06-21 15:34:18 +01:00
parent 7adbc0dfef
commit 8d0e882065
6 changed files with 67 additions and 18 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/librustc_codegen_llvm/llvm_util.rs
View file

@ -156,6 +156,10 @@ const ARM_WHITELIST: &[(&str, Option<Symbol>)] = &[
("vfp2", Some(sym::arm_target_feature)),
("vfp3", Some(sym::arm_target_feature)),
("vfp4", Some(sym::arm_target_feature)),
// This is needed for inline assembly, but shouldn't be stabilized as-is
// since it should be enabled per-function using #[instruction_set], not
// #[target_feature].
("thumb-mode", Some(sym::arm_target_feature)),
];
const AARCH64_WHITELIST: &[(&str, Option<Symbol>)] = &[