bjoernager/rust
bjoernager/rust
1
Fork 0
Code Activity

Update target fns to latest main

Browse source
This commit is contained in:
Henri Lunnikivi 2024-09-19 13:24:21 +03:00 • committed by Henri Lunnikivi
parent 7a0bac49c8
commit 04099b663c
3 changed files with 21 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

8
compiler/rustc_target/src/spec/targets/riscv32e_unknown_none_elf.rs
View file

@ -1,11 +1,17 @@
use crate::spec::{Cc, LinkerFlavor, Lld, PanicStrategy, RelocModel, Target, TargetOptions}; use crate::spec::{Cc, LinkerFlavor, Lld, PanicStrategy, RelocModel, Target, TargetOptions};
pub fn target() -> Target { pub(crate) fn target() -> Target {
Target { Target {
// The below `data_layout` is explicitly specified by the ilp32e ABI in LLVM. See also // The below `data_layout` is explicitly specified by the ilp32e ABI in LLVM. See also
// `options.llvm_abiname`. // `options.llvm_abiname`.
data_layout: "e-m:e-p:32:32-i64:64-n32-S32".into(), data_layout: "e-m:e-p:32:32-i64:64-n32-S32".into(),
llvm_target: "riscv32".into(), llvm_target: "riscv32".into(),
metadata: crate::spec::TargetMetadata {
description: Some("Bare RISC-V (RV32E ISA)".into()),
tier: Some(3),
host_tools: Some(false),
std: Some(false),
},
pointer_width: 32, pointer_width: 32,
arch: "riscv32".into(), arch: "riscv32".into(),

8
compiler/rustc_target/src/spec/targets/riscv32em_unknown_none_elf.rs
View file

@ -1,11 +1,17 @@
use crate::spec::{Cc, LinkerFlavor, Lld, PanicStrategy, RelocModel, Target, TargetOptions}; use crate::spec::{Cc, LinkerFlavor, Lld, PanicStrategy, RelocModel, Target, TargetOptions};
pub fn target() -> Target { pub(crate) fn target() -> Target {
Target { Target {
// The below `data_layout` is explicitly specified by the ilp32e ABI in LLVM. See also // The below `data_layout` is explicitly specified by the ilp32e ABI in LLVM. See also
// `options.llvm_abiname`. // `options.llvm_abiname`.
data_layout: "e-m:e-p:32:32-i64:64-n32-S32".into(), data_layout: "e-m:e-p:32:32-i64:64-n32-S32".into(),
llvm_target: "riscv32".into(), llvm_target: "riscv32".into(),
metadata: crate::spec::TargetMetadata {
description: Some("Bare RISC-V (RV32EM ISA)".into()),
tier: Some(3),
host_tools: Some(false),
std: Some(false),
},
pointer_width: 32, pointer_width: 32,
arch: "riscv32".into(), arch: "riscv32".into(),

8
compiler/rustc_target/src/spec/targets/riscv32emc_unknown_none_elf.rs
View file

@ -1,11 +1,17 @@
use crate::spec::{Cc, LinkerFlavor, Lld, PanicStrategy, RelocModel, Target, TargetOptions}; use crate::spec::{Cc, LinkerFlavor, Lld, PanicStrategy, RelocModel, Target, TargetOptions};
pub fn target() -> Target { pub(crate) fn target() -> Target {
Target { Target {
// The below `data_layout` is explicitly specified by the ilp32e ABI in LLVM. See also // The below `data_layout` is explicitly specified by the ilp32e ABI in LLVM. See also
// `options.llvm_abiname`. // `options.llvm_abiname`.
data_layout: "e-m:e-p:32:32-i64:64-n32-S32".into(), data_layout: "e-m:e-p:32:32-i64:64-n32-S32".into(),
llvm_target: "riscv32".into(), llvm_target: "riscv32".into(),
metadata: crate::spec::TargetMetadata {
description: Some("Bare RISC-V (RV32EMC ISA)".into()),
tier: Some(3),
host_tools: Some(false),
std: Some(false),
},
pointer_width: 32, pointer_width: 32,
arch: "riscv32".into(), arch: "riscv32".into(),